Regviz

Espressif Systems /ESP32-S2 /RMT /APB_CONF

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as APB_CONF

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-S2/RMT/APB_CONF#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (APB_FIFO_MASK)APB_FIFO_MASK 0 (MEM_TX_WRAP_EN)MEM_TX_WRAP_EN 0 (MEM_CLK_FORCE_ON)MEM_CLK_FORCE_ON 0 (MEM_FORCE_PD)MEM_FORCE_PD 0 (MEM_FORCE_PU)MEM_FORCE_PU 0 (CLK_EN)CLK_EN

Description

RMT apb configuration register

Fields

APB_FIFO_MASK

1’h1: access memory directly. 1’h0: access memory by FIFO.
MEM_TX_WRAP_EN

This is the enable bit for wraparound mode: it will resume sending at the start when the data to be sent is more than its memory size.
MEM_CLK_FORCE_ON

Set this bit to enable the clock for RMT memory.
MEM_FORCE_PD

Set this bit to power down RMT memory.
MEM_FORCE_PU

1: Disable RMT memory light sleep power down function. 0: Power down RMT memory when RMT is in light sleep mode.
CLK_EN

RMT register clock gate enable signal. 1: Power up the drive clock of registers. 0: Power down the drive clock of registers

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data